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Supplementary data for a detailed explanation and demonstration of the design rules presented 
in this work 
Section 4 of the manuscript was aimed to present a set of design rules in order for the process to be 
used in the fabrication of different type of applications.  In this section a detailed explanation of these 
design rules are presented and supported with figures where suitable. 5 
 
In order to fabricate a device using this process, the following design rules should be considered 
during the design stage.  The values used in this work for the fabrication of the accelerometers are 
shown in parentheses where applicable: 
1. SOI wafer properties: 10 
i. Structural layer thickness, thST, should be 5−70µm (50µm in this work) 
ii. BOX layer thickness is, thBX, 0.5−5µm (2µm in this work) 
iii. Handle wafer thickness is, thHL, 350−700µm (500µm in this work) 
2. The minimum feature size is: 
i. mfsST = 2µm for the structural layer (5µm in this work) 15 
ii. mfsHL =20µm for the handle wafer (40µm in this work) 
3. The release holes that are used on the structural layer in order to release the devices are 
equally spaced from each other in all regions and distributed along a rectangular 
coordinate system.  This is demonstrated in Figure S.1 that shows a feature to be released 
(blue) with a series of release holes (red) that are separated equally from each other along 20 
two orthogonal axes.  The release holes have a diameter, rhDIA, of 10−50µm (18µm in this 
work) and are distributed equally with a pitch, rhPI, of 10−150µm (35µm in this work).  
Assuming a radial undercut profile (i.e. equal oxide etch rate in all directions), the release 
holes are used on any feature that is to be released and is larger than 
( )DIAPIRL rhrh2ma −×=  along any axis. 25 
 
Figure S.1: Illustration of release holes (red) that are equally spaced from each other 
along two orthogonal axes.  The feature to be released (blue) is also shown and 
surrounding the feature is a front or backside trench (green). 
 5 
4. Different areas of a design can be released at different times to protect delicate device 
features or for other design considerations.  This can be achieved by varying the distance, 
dHT, between the outermost release holes to the front or backside trenches in different 
areas of the design.  Figure S.1 shows an illustration of dHT where a feature (blue) is 
shown next to a front or backside trench (green).  The constraints on this distance is: 10 
i. The minimum value of dHT is determined by the minimum feature size on the 
structural layer, i.e. 2µm (5µm in this work).  However, if a region is aimed 
to be released at a different time compared to another region then dHT should 
be at least ( )( )2rhrh2 DIAPI −× .  If dHT were smaller, there would be no 
difference in release time of different regions. 15 
ii. The maximum value for dHT is determined by the maximum undercut that can 
be achieved using the HF VPE tool and the thickness of the BOX layer.  For 
a standard 2µm thick BOX layer the maximum clearance is 80µm (60µm in 
this work). 
5. The minimum size of an anchored feature, maAF, is 300x300µm2 in order to avoid its 20 
accidental release (375x375µm2 in this work). 
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6. Overlap between front and backside trenches should be avoided as much as possible.  If 
this is unavoidable then the overlap area should be smaller than 2FB m0μ10100moa ×=  
(30x50µm2 in this work) for an SOI wafer with a BOX layer thickness of 2µm.  This is to 
avoid any cracking of the SOI wafer in the chamber of the DRIE tool due to the pressure 
difference between the backside and front side of the wafer.  The allowed overlap value is 5 
also dependent on the thickness of the BOX layer and should be verified with the tool 
manufacturer where possible if another BOX thickness is intended to be used. 
7. Figure S.2 shows the layout of a device (blue) that is viewed from the front side and with 
the backside trenches (red) overlaid.  The device is surrounded by backside trenches in 
two different regions: 1) to define the device border (outer trench) and 2) to outline the 10 
‘handle wafer block’ area (inner trench).  The ‘handle wafer block’ after release is going 
to rest on the four resting areas at each corner of the device.  If these areas are not large 
enough, the released ‘handle wafer block’ can slip and unintentionally move over the 
device features thus damaging them.  For this reason, the ‘handle wafer blocks’ should be 
supported on the four corners of each device by a region with a minimum size of 15 
2
HW m250μ250moa ×=  (380x380µm
2 in this work).  These regions provide a means of 
support for the released ‘handle wafer block’ where it would be resting upon after release. 
 
Figure S.2: Illustration of the resting areas where the released ‘handle wafer’ block is 
supported. 20 
8. The discussion of item 7 also applies for the outer backside trench, which surrounds the 
device and hence defines the device border; the trench on the front side and the outer 
trench on the backside should have a minimum spatial offset of mμ200msoFB =  (400µm 
in this work) in order to support the devices on the wafer grid.  This is illustrated in 
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Figure S.3 that shows the spatial offset between the front side and outer backside 
trenches. 
 
Figure S.3: Illustration of the spatial offset between the front side and outer backside 
trenches. 5 
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9. The wafer grid surrounding each device should be mμ4002mw2 WG ×=×  wide 
(2x800µm in this work), which is illustrated in Figure S.4.  Ideally, the wafer grid should 
be designed as wide as possible as it carries the weight all the devices. 
 
Figure S.4: Illustration part of the wafer grid that is in between two consecutive devices.  5 
The wafer grid should be at least mμ4002mw2 WG ×=×  wide in order to support the 
devices after release. 
 
10. All front side trenches, wtFS, which define the borders of the devices on the structural 
layer, should be minimum 5µm, maximum 100µm wide (50µm in this work). 10 
11. All backside trenches, wtBS, which define the borders of the devices and the ‘handle wafer 
blocks’ on the handle wafer, should be minimum 30µm, maximum 100µm wide (50µm in 
this work). 
Part of the 
wafer frame
mwWG
Two neighbouring 
devices
mwWG
